10/749,325

Filed

15

20

25

30

December 29, 2003

IN THE CLAIMS

Please amend Claims 1, 13, 36, 37, 41 and 42, cancel Claims 10 – 11 and 22-24 without prejudice, and add new Claims 43-56 as follows:

1. (Currently amended) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first TX symbol clock:

generating a 10-bit symbol on an IEEE 1394-compliant PHY having a port interface;

placing the generated 10-bit symbol on the port interface;

scrambling the 10-bit symbol;

encoding the 10-bit symbol;

placing the 10-bit symbol in a FIFO;

in accordance with a second TX clock, the second TX clock running at a different speed than the first TX clock:

allowing the 10-bit symbol to be removed from the FIFO only on four out of every five TX clock cycles associated with the second clock[[;]], removing the 10-bit symbol from the FIFO;

deriving an 8-bit byte from the removed 10-bit symbol; and sending the 8-bit byte to an IEEE 802.3-compliant PHY.

- 2. (Cancelled)
- 3. (Original) The method of claim 1, wherein a null 10-bit symbol is placed in the FIFO if there are no 10-bit symbols present in the FIFO.
- 4. (Original) The method of claim 1, wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from the extracted 10-bit symbol, and the two remaining bits are stored.
- 5. (Original) The method of claim 4, wherein a second 8-bit byte is derived by extracting from the FIFO a second 10-bit symbol and assembling an 8-bit byte from the stored two bits and six bits from the extracted second 10-bit symbol; the four remaining bits from the extracted second symbol are stored; and the second 8-bit byte is sent to the IEEE 802.3-compliant PHY.

10/749,325

Filed

5

10

15

December 29, 2003

6. (Original) The method of claim 5, wherein a third 8-bit byte is derived by extracting from the FIFO a third 10-bit symbol and assembling an 8-bit byte from the four stored bits and four bits from the third extracted symbol; the six remaining bits from the extracted third symbol are stored; and the third 8-bit byte is sent to the IEEE 802.3-compliant PHY.

- 7. (Original) The method of claim 6, wherein a fourth 8-bit byte is derived by extracting from the FIFO a fourth 10-bit symbol, and assembling an 8-bit byte from the six stored bits and 2 bits from the extracted fourth 10-bit symbol; the eight remaining bits from the extracted fourth symbol are stored; and the fourth 8-bit byte is sent to the IEEE 802.3-compliant PHY.
- 8. (Original) The method of claim 7, wherein a fifth 8-bit byte is derived from the stored eight remaining bits and sent to the IEEE 802.3-compliant PHY.
- 9. (Original) The method of claim 1, further comprising, in accordance with a phase amplitude modulation clock, sending the received 8-bit byte from the IEEE 802.3-compliant PHY to a device in accordance with a phase amplitude modulation clock.
 - 10. -12. (Canceled)
- 13. (Currently amended) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first TX symbol clock:

generating a 10-bit symbol on an IEEE 1394-compliant PHY having a port interface;

20

placing the generated 10-bit symbol on the port interface;

performing flagged encoding the 10-bit symbol;

placing the 10-bit symbol in a FIFO;

in accordance with a second TX clock, the second TX clock running at a different speed than the first TX clock:

25

allowing the 10-bit symbol to be removed from the FIFO only on four out of every five TX clock cycles associated with the second clock[[;]], removing the 10-bit symbol from the FIFO;

deriving an 8-bit byte from the removed 10-bit symbol; and sending the 8-bit byte to an IEEE 802.3-compliant PHY.

30 14. (Cancelled)

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

15. (Original) The method of claim 13, wherein a null 10-bit symbol is placed in the FIFO if there are no 10-bit symbols present in the FIFO.

- 16. (Original) The method of claim 13, wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from the extracted 10-bit symbol, and the two remaining bits are stored.
- 17. (Original) The method of claim 16, wherein a second 8-bit byte is derived by extracting from the FIFO a second 10-bit symbol and assembling an 8-bit byte from the stored two bits and six bits from the extracted second 10-bit symbol; the four remaining bits from the extracted second symbol are stored; and the second 8-bit byte is sent to the IEEE 802.3-compliant PHY.
- 18. (Original) The method of claim 17, wherein a third 8-bit byte is derived by extracting from the FIFO a third 10-bit symbol and assembling an 8-bit byte from the four stored bits and four bits from the third extracted symbol; the six remaining bits from the extracted third symbol are stored; and the third 8-bit byte is sent to the IEEE 802.3-compliant PHY.
- 19. (Original) The method of claim 18, wherein a fourth 8-bit byte is derived by extracting from the FIFO a fourth 10-bit symbol, and assembling an 8-bit byte from the six stored bits and 2 bits from the extracted fourth 10-bit symbol; the eight remaining bits from the extracted fourth symbol are stored; and the fourth 8-bit byte is sent to the IEEE 802.3-compliant PHY.
- 20. (Original) The method of claim 19, wherein a fifth 8-bit byte is derived from the stored eight remaining bits and sent to the IEEE 802.3-compliant PHY.
- 21. (Original) The method of claim 13, further comprising, in accordance with a phase amplitude modulation clock, sending the received 8-bit byte from the IEEE 802.3-compliant PHY to a device in accordance with a phase amplitude modulation clock.
 - 22. 28. (Canceled)
- 29. (Previously presented) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register;

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register; and

placing the assembled 10-bit symbol in a first FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO;

performing 8B10B and control decoding on the removed 10-bit symbol; and placing the decoded 10-bit symbol in a second FIFO;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second FIFO; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY;

wherein the second clock is phase locked to the third clock, the frequency of null character deletion is used to control a phased locked loop, and the phase locked loop is associated with the second clock.

30. - 32. (Cancelled)

33. (Previously presented) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first clock:

generating a first multi-bit symbol on first physical interface having a port only on fifty-eight out of every fifty-nine clock cycles associated with the first clock, wherein the multi-bit symbol is compliant with a first transmission protocol;

placing the generated first symbol on the port;

scrambling the first symbol;

encoding the scrambled first symbol;

placing the scrambled symbol in a buffer;

in accordance with a second clock running at a different speed than the first clock:

deriving a multi-bit byte from the scrambled symbol; and

sending the multi-bit byte to a second physical interface, the second interface utilizing a different communication protocol than the first interface.

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

34. (Previously presented) The method of claim 33, further comprising removing the scrambled symbol from the buffer before performing said act of deriving.

- 35. (Previously presented) The method of claim 33, further comprising placing a null multi-bit symbol in the buffer if there are no scrambled multi-bit symbols present in the buffer.
- 36. (Currently amended) The method of claim 33, wherein the multi-bit byte is derived from the first symbol by using 8 bits from the scrambled symbol.
- 37. (Currently amended) The method of claim 33, further comprising, in accordance with a phase amplitude modulation clock, sending the received multi-bit byte from the second interface to a device in accordance with a phase amplitude modulation clock.
- 38. (Previously presented) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register;

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register; and

placing the assembled 10-bit symbol in a first FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO;

performing 8B10B and control decoding on the removed 10-bit symbol; and

placing the decoded 10-bit symbol in a second FIFO;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second FIFO; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY;

wherein the second clock is phase locked to the third clock; and

wherein frequency of null character deletion is used to control a phased locked loop, the phase locked loop associated with the second clock.

then;

10/749.325

Filed

December 29, 2003

39. (Previously presented) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a clock:

5

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else storing the 8-bit byte in a first location if it does not contain a null symbol,

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second location;

10

assembling a 10-bit symbol from the 8-bit byte stored in the first location and appending two bits from the 8-bit byte stored in the second location; and

placing the assembled 10-bit symbol in a first buffer;

in accordance with a second clock:

removing the 10-bit symbol from the first buffer;

15

processing the removed 10-bit symbol to accomplish decoding thereof; and placing the decoded 10-bit symbol in a second buffer;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second buffer; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY;

20

25

30

wherein the second clock comprises a predetermined relationship to the third clock; and

wherein frequency of null character deletion is used to control a phased locked loop, the phase locked loop associated with the second clock.

40. (Previously presented) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register;

10/749,325

Filed

5

15

20

25

30

December 29, 2003

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register; and

placing the assembled 10-bit symbol in a first FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO; performing 8B10B and control decoding on the removed 10-bit symbol; and placing the decoded 10-bit symbol in a second FIFO;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second FIFO; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY;

wherein the second clock is phase locked to the third clock; and wherein the frequency of null character deletion is used to control a phased lock loop, the phase locked loop associated with the second clock.

41. (Currently amended) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first clock:

receiving a plurality of 8-bit bytes on an 802.3-compliant PHY;

deleting any null symbol appearing in any of the 8-bit bytes, wherein the frequency of null character deletion is used to control a phased locked loop associated with a second clock;

assembling a plurality of 10-bit symbols from the plurality of 8-bit bytes and from the contents of a register, wherein the register is adapted to store bits from an 8-bit byte that were not used in constructing a prior 10-bit symbol; and

placing the assembled 10-bit symbols in a first FIFO;

in accordance with the second clock:

removing the 10-bit symbols from the first FIFO, decoding each removed 10-bit symbol;

placing each decoded 10-bit symbol in a second FIFO; <u>and</u> in accordance with a third clock:

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

removing each decoded 10-bit symbol from the second FIFO; and sending each decoded 10-bit symbol to an IEEE 1394-compliant PHY.

42. (Currently amended) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving a first bit sequence on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the first bit sequence does not contain a null symbol, then storing the first bit sequence;

else, if the first bit sequence contains a null symbol, then deleting the null symbol, wherein the frequency of null symbol deletion is used to control a phased locked loop associated with a second clock;

receiving a second bit sequence that does not contain a null symbol and storing the second bit sequence;

assembling a symbol based at least in part upon the first and second bit sequences; and placing the symbol in a first FIFO data structure;

in accordance with a second clock:

removing the symbol from the first FIFO data structure;

decoding on the removed symbol; and

placing the decoded symbol in a second FIFO data structure; and

in accordance with a third clock:

removing the decoded symbol from the second FIFO; and sending the decoded symbol to an IEEE 1394-compliant PHY.

43. (New) A method of transmitting data across a serial bus, comprising: in accordance with a first clock:

generating a first multi-bit symbol on a first physical interface only on n out of every m clock cycles associated with the first clock, n being an integer less than m, wherein the multi-bit symbol is compliant with a first transmission protocol;

placing the generated first symbol on the first interface;

scrambling the first symbol;

encoding the scrambled first symbol;

placing the scrambled symbol in a buffer; and

10/749,325

Filed

5

10

15

20

25

December 29, 2003

in accordance with a second clock running at a different speed than the first clock:

deriving a multi-bit byte from the scrambled symbol; and

sending the multi-bit byte to a second physical interface, the second interface

utilizing a different communication protocol than the first interface.

44. (New) The method of claim 43, further comprising removing the scrambled symbol from the buffer before performing said act of deriving.

- 45. (New) The method of claim 43, further comprising placing a null multi-bit symbol in the buffer if there are no scrambled multi-bit symbols present in the buffer.
- 46. (New) The method of claim 43, wherein the multi-bit byte is derived by using 8 bits from the scrambled symbol.
- 47. (New) The method of claim 43, further comprising, in accordance with a phase amplitude modulation clock, sending the received multi-bit byte from the second interface to a device.
 - 48. (New) The method of claim 43, wherein n = 58, and m = 59.
- 49. (New) A method of transmitting data across a serial bus, comprising: in accordance with a first clock:

generating a first multi-bit symbol, the multi-bit symbol being compliant with a first transmission protocol;

placing the generated first symbol on the first interface;

scrambling and encoding the first symbol;

placing the scrambled and encoded symbol in storage; and

in accordance with a second clock running at a different speed than the first clock:

deriving a multi-bit byte from the stored symbol; and

sending the derived multi-bit byte to a second physical interface, the second interface utilizing a different communication protocol than the first interface.

- 50. (New) The method of claim 49, further comprising removing the stored symbol from said storage before performing said act of deriving.
- 51. (New) The method of claim 49, further comprising placing a null multi-bit symbol in said storage if there are no scrambled multi-bit symbols then present in said storage.
- 52. (New) The method of claim 49, wherein the multi-bit symbol comprises 10 bits, and the multi-bit byte is derived by using 8 bits from the stored symbol.

10/749,325

Filed

5

December 29, 2003

53. (New) The method of claim 49, further comprising sending the received multi-bit byte from the second interface to a device in accordance with a phase amplitude modulation clock.

- 54. (New) The method of claim 49, further comprising inserting at least one illegal symbol into a datastream carrying said multi-bit symbol, and utilizing a relationship between said illegal symbol and said multi-bit symbol to determine the validity of said multi-bit symbol.
- 55. (New) The method of claim 54, wherein said relationship between said illegal symbol and said multi-bit symbol comprises said multi-bit symbol immediately following said illegal symbol within said data stream.
- 56. (New) The method of claim 49, wherein said act of generating is only performed on a subset of the cycles associated with the first clock.